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Single-electron transistors have been fabricated in solid phase crystallized polycrystalline silicon
films deposited on SiO2 layers grown on silicon substrates. The single-electron transistors consist of
lateral side-gated nanowires. A Coulomb staircase is observed at 4.2 K, which is fully modulated by
the side-gate voltage. Two-period conductance oscillations are observed in nanowires fabricated on
10-nm-thick buried oxide layers, while single-period oscillations are observed in nanowires
fabricated on 40-nm-thick buried oxide layers. The two-period oscillations are attributed to the
formation of a charge layer in the silicon substrate. The single-electron effects are also studied as a
function of the nanowire dimensions and annealing or oxidation treatments. The effects are
correlated to the structure of the polysilicon film, characterized using transmission electron
microscopy, Raman spectroscopy, and electron spin resonance analysis. These measurements
demonstrate the significance of single-electron charging effects on electron transport in
nanometer-scale complementary metal-oxide semiconductor systems. © 2001 American Institute
of Physics. @DOI: 10.1063/1.1331338#I. INTRODUCTION
The reduction in the size of electronic devices for large
scale integration may ultimately approach a limit where the
presence or absence of a single electron determines the ‘‘on’’
and ‘‘off’’ states in the devices. A device which can operate
at this limit is the single-electron transistor ~SET!, where it is
possible to control the exact number of charging electrons on
a nanoscale ‘‘island’’ isolated by tunnel barriers. The SET
possesses the advantages of lower power consumption, better
immunity from statistical charge fluctuation, and better scal-
ability compared to conventional complementary metal–
oxide-semiconductor ~CMOS! devices.1 The charging is-
lands in the SET may be formed artificially by high
resolution lithographic techniques2 or ‘‘naturally,’’ where the
islands are grown or deposited onto a substrate. One example
of a material containing naturally formed islands is a poly-
silicon thin film consisting of nanoscale crystalline silicon
grains. This material may contain islands of smaller and bet-
ter controlled sizes compared to lithographically fabricated
islands, e.g., Dutta et al.3 have deposited 8 nm61 nm poly-
silicon islands.
Polysilicon may be deposited as amorphous silicon and
then recrystallized by laser or electron-beam annealing, or by
solid-phase crystallization.4–6 Alternatively, polysilicon may
be directly deposited as grains.7 The structural characteristics
of the polysilicon such as the grain size, defect state density,
etc., depend on the specific deposition technique and directly
influence the electrical characteristics. Recently, Ng et al.8
reported the observation of single-electron charging effects
in electron-beam annealed recrystallized amorphous silicon
nanowires. These effects were attributed to the trapping sites
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similar study on solid-phase crystallized polysilicon nanow-
ires and have also observed single-electron charging effects.
In addition, conduction in their nanowire devices could be
controlled with lateral side gates and exhibited a double pe-
riod in the single-electron conductance oscillations when
measured as a function of gate bias.
In this paper, we report a detailed study of the electrical
and structural characteristics of nanowires fabricated in
solid-phase crystallized polysilicon thin films. Using a lateral
side-gated nanowire SET structure, we have investigated the
effect of varying the nanowire geometry, and the effect of
thermal treatment of the nanowire in argon and oxygen at-
mospheres. We observe strong single-electron charging ef-
fects in these devices, where the Coulomb blockade region
can be fully modulated by the side-gate voltage. We also
show that oxidation effectively passivates the defect states in
the polysilicon film. We have performed transmission elec-
tron microscopy ~TEM!, Raman spectroscopy, and electron
spin resonance ~ESR! analysis to characterize the structure of
the grains and the grain boundaries in the polysilicon film,
and we relate these observations to the electrical character-
istics of the nanowires. We propose a model to explain the
single-electron charging effects and the two-period conduc-
tance oscillations in the devices.
We note that the single-electron charging effects exist in
nanowires fabricated in standard CMOS polysilicon material.
This is of significance with respect to the ultimate scaling of
CMOS devices. It is likely that with the scaling of the ma-
terial thickness and the feature size of conventional CMOS
devices deep into the nanometer regime, single-electron
charging effects significantly influence electron transport in
the devices. Our measurements explicitly demonstrate the2 © 2001 American Institute of Physics
ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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scale CMOS systems.
II. EXPERIMENTAL METHOD
Our polysilicon material was prepared as follows: A 50-
nm-thick amorphous silicon film was deposited at 550 °C by
plasma enhanced chemical vapor deposition on a 10-nm-
thick gate-quality silicon oxide layer grown on a crystalline
silicon substrate ~p doped, at 531014 cm23!. The amorphous
silicon film was heavily doped to 531019 cm23 using ion
implantion of phosphorous at 20 kV and then crystallized
into polysilicon using thermal annealing at 850 °C for 30
min. We believe that in this process, grain nucleation occurs
primarily at the Si/SiO2 interface.10 Thermal annealing also
activates the dopants electrically. The sheet resistance of the
material was measured to be 27 V/sq.
Lateral side-gated polysilicon nanowires of various ge-
ometry were defined in the polysilicon film using electron-
beam lithography on polymethyl methacrylate resist and re-
active ion etching in a 1:1 plasma of SiCl4 and CF4. Figure 1
shows a scanning electron micrograph of a device where the
nanowire is 1 mm long and 40 nm wide. The side gate to
nanowire separation is 120 nm. After the nanowires were
defined, they were processed further using ~1! thermal oxi-
dation, ~2! annealing, or ~3! annealing followed by oxidation.
Some devices were also fabricated without any of these ther-
mal processes. Finally, aluminum was deposited to form
ohmic contacts to the polysilicon film.
Our oxidation process was performed at 1000 °C for 15
min. This reduces the cross-sectional area of the nanowire
and passivates the defect states on the surface and within the
grain boundaries of the polysilicon film. We have determined
the extent of oxidation in the nanowire by measuring the
width of the nanowire prior to oxidation, after oxidation, and
after removing the oxide layer using SILOX ~Laporte propri-
etary chemical! wet etchant. The oxidation process removes
;10 nm in width of the polysilicon nanowire.
Our annealing process was performed in an argon atmo-
sphere at 1000 °C for 15 min. This process modifies the de-
FIG. 1. Scanning electron micrograph of the side-gate nanowire single-
electron transistor fabricated in a solid-phase crystallized polysilicon film.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjefect state density at the grain boundaries, at the Si/SiO2 in-
terface, and along the reactive ion etched surfaces of the
nanowire. The polysilicon grains also become larger, thereby
increasing the crystalline volume fraction in the polysilicon
layer.
We have fabricated oxidized nanowires with widths of
40 to 90 nm and lengths of 500 nm, 1 mm, and 1.5 mm. We
have also fabricated annealed nanowires and annealed/
oxidized nanowires of 1 mm length and 40–60 nm widths in
order to characterize the dependence of the single-electron
charging effects on defect density and grain size. To facili-
tate comparison of the thermally treated nanowires with ther-
mally untreated nanowires, we have also fabricated ther-
mally untreated nanowires of 1 mm length and 30–60 nm
widths. Finally, to ascertain the effect of the substrate capaci-
tance on the nanowire characteristics, we have fabricated
oxidized nanowires of 1 mm length and 60 nm width on a
40-nm-thick ~instead of a 10-nm-thick! gate quality buried
oxide layer.
III. ELECTRICAL CHARACTRISTICS OF NANOWIRES
A. Two-period single-electron conductance
oscillations in polysilicon nanowires
The drain-source electrical characteristics of an oxidized
nanowire where the preoxidized width was 50 nm and length
was 1.5 mm are shown in Fig. 2. These nanowires were
fabricated on 10-nm-thick buried oxide substrates. Single-
electron charging effects are observed as the drain-source
voltage is swept from 20.04 to 0.04 V in 10 mV steps and
the gate voltage is increased from 21.0 to 1.0 V in 10 mV
steps. A zero-current Coulomb gap region is observed which
oscillates in width with the gate bias, leading to trapezoidal
shapes at the origin in the Vds– Vgs plane. The period of
oscillation changes abruptly at ;0.5 V, and a larger period is
observed for negative gate bias. There is a corresponding
FIG. 2. Current–voltage characteristics of an oxidized nanowire fabricated
on a 10-nm-thick buried oxide layer with varying side-gate voltage at 4.2 K.
Vds denotes drain-source voltage, Vgs denotes gate-source voltage, and Ids
denotes drain-source current.ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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steps are also visible in the Ids– Vds plane, which may be
attributed to a Coulomb staircase.
Figure 3~a! shows the two-period oscillations in the
drain-source current as the gate voltage is swept from 22 to
1 V for a series of drain-source voltages from 210 to 10 mV
in steps of 2 mV. The larger oscillation period is ;500 mV
while the smaller oscillation period is ;100 mV.
Similar two-period oscillations are observed whenever
single-electron effects occur in oxidized polysilicon nanow-
ires deposited on 10-nm-thick buried oxide substrates. Fig-
FIG. 3. ~a! Two-period conductance oscillations at 4.2 K in Ids in an oxi-
dized nanowire of 1.5 mm length and 50 nm width, fabricated on a 10-nm-
thick buried oxide layer. The oscillation transition point occurs at Vds
;0.5 V. Details of line shape of conductance oscillations for ~b! Vgs
,0.5 V and ~c! Vgs.0.5 V.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjeures 3~b! and 3~c! show both the larger and smaller oscilla-
tion periods on a finer scale. We note that except for the
period change, the line shape for Vgs,0.5 V and Vgs
.0.5 V is the same and there exist finer peaks superimposed
on each main peak in both regions of Vgs . The main peaks
can be attributed to a dominant charging island, and the finer
peaks can be attributed to an island with a smaller charging
energy ~i.e., larger sized! in series with the dominant island.
The finer peaks suggest the presence of a multiple tunnel
junction along the polysilicon nanowire.11 The modulation of
the Coulomb gap can also be seen in the constant-current
contour plot of Fig. 4. The tilting of the trapezoidal Coulomb
gap regions may be attributed to different values of the tun-
neling capacitances which isolate the dominant island.12
The temperature dependence of the oscillations in a
1-mm-long and 50-nm-wide oxidized nanowire is shown in
Fig. 5. We observe that the oscillations become weaker as
the temperature increases and at a temperature of 15 K, the
Coulomb blockade effect is overcome and the oscillations
disappear completely.
The voltage dependence of the oscillations in the same
device is shown in Fig. 6. As the drain-source voltage in-
creases from 1 to 30 mV, the oscillations become less dis-
tinct. There is a change in the gradient of the drain-source
current/gate voltage characteristic at the same transition
point where the change in oscillation period (Vgs50.5 V)
occurs.
FIG. 4. Contours of constant Ids at 4.2 K as a function of Vgs and Vds in an
oxidized nanowire fabricated on a 10-nm-thick buried oxide layer.
FIG. 5. Dependence of two-period oscillations on temperature. Vds51 mV
and the curves are offset by 0.5 nA per 1 K step.ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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characteristics
Table I summarizes the electrical results obtained from
oxidized nanowires of length 0.5, 1, and 1.5 mm and width
50 and 60 nm. We also fabricated oxidized nanowires of 40
nm width but they did not conduct at 4.2 K. The oscillation
periods in Table I are similar to those observed earlier by
Irvine et al. and the oscillation transition point is ;0.5 V in
all the devices. In addition, there was a relatively greater
variation in the electrical characteristics of 0.5-mm-long
nanowires. Some of these devices exhibited ohmic conduc-
tion, some did not conduct, while the three devices that ex-
hibited single-electron effects were similar to the devices in
Table I.
FIG. 6. Dependence of two-period oscillations on Vds at 4.2 K.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjeTable I shows that both larger and smaller oscillation
periods increase with nanowire length, e.g., the smaller os-
cillation period DVgh in a 50-nm-wide nanowire increases
from 50 mV for 0.5 mm length to 100 mV for 1.5 mm length.
There is a corresponding decrease in the island to gate ca-
pacitance, Cgh5e/DVgh . Similar trends are observed for the
60-nm-wide nanowires. Table I also shows that the oscilla-
tion periods decrease when the nanowire width is increased
from 50 to 60 nm. We also note that in all the devices the
ratio of the large to small oscillation period DVgl /DVgh is
;4–5.
We have also fabricated 1 mm long oxidized nanowires
of 70, 80, and 90 nm widths. Unlike the narrower nanowires,
single-electron effects were not observed. It was found that
these wider nanowires exhibited ohmic conduction, with re-
sistances of 88, 42, and 34 kV, respectively.
C. Effect of thermal processing on electrical
characteristics
Table II summarizes electrical results from oxidized, un-
oxidized, annealed, and annealed/oxidized nanowires of
length 1 mm and width 40, 50, and 60 nm. We have also
fabricated unoxidized nanowires of 30 nm width, but these
devices did not conduct even at 300 K.
Neither the unoxidized nor the annealed nanowires show
single-electron effects for 40, 50, and 60 nm widths. How-
ever, the nanowire resistance decreases with nanowire width
~the nanowire height is unchanged! in both cases. The largest
change in the nanowire resistance occurs when the nanowire
width is increased from 40 to 50 nm. Annealing the nanowire
increases the resistance twofold.
We observed two-period oscillations in annealed/
oxidized nanowires, qualitatively similar to those observed
in oxidized nanowires ~see Sec. III B!. However, these ef-
fects were observed in nanowires of narrower widths, i.e., 40
and 50 nm rather than 50 and 60 nm. The oscillation periods
were also much shorter if the nanowires were annealed/
oxidized, e.g., the smaller oscillation period in an oxidized
50-nm-wide nanowire reduces from 70 to 11 mV if the
TABLE I. Conductance oscillation period and island to gate capacitance in
various lengths and widths of nanowires. DVgl is the larger oscillation pe-
riod, DVgh is the smaller oscillation period, and Cgh , Cgh refer to the cor-
responding island to gate capacitance.
Width ~nm!
Length ~mm!
0.5 1 1.5
50 DVgl5200 mV DVgl5300 mV DVgl5500 mV
Cgl50.8 aF Cgl50.5 aF Cgl50.3 aF
DVgh550 mV DVgh570 mV DVgh5100 mV
Cgh53.2 aF Cgh52.3 aF Cgh51.6 aF
DVgl /DVgh54 DVgl /DVgh54.3 DVgl /DVgh55
60 DVgl5100 mV DVgl5200 mV DVgl5300 mV
Cgl51.6 aF Cgl50.8 aF Cgl50.5 aF
DVgh520 mV DVgh540 mV DVgh580 mV
Cgh58.0 aF Cgh54.0 aF Cgh52.0 aF
DVgl /DVgh55 DVgl /DVgh55 DVgl /DVgh53.8ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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Downloaded 08TABLE II. Variation in nanowire characteristics with thermal treatment. The nanowire length was 1 mm and
the measurements were taken at 4.2 K. DVgl is the larger oscillation period, DVgh is the smaller oscillation
period and R is nanowire resistance.
Wire width
~nm! Oxidized Unoxidized Annealed
Annealed and
oxidized
40 Nonconducting Ohmic conduction
R593 kV
Ohmic conduction
R5214 kV
Two period
oscillations
DVgl550 mV
DVgh510 mV
50 Two period
oscillations
Ohmic conduction
R543 kV
Ohmic conduction
R584 kV
Two period
oscillations
DVgl5300 mV DVgl560 mV
DVgh570 mV DVgh511 mV
60 Two period
oscillations
Ohmic conduction
R536 kV
Ohmic conduction
R583 kV
Ohmic conduction
R548 kV
DVgh5200 mV
DVgh540 mVnanowire is annealed prior to oxidation. In addition, the
larger to smaller oscillation transition point shifts from ;0.5
to ;20.2 V.
D. Effect of the 40-nm-thick buried oxide substrate on
electrical characteristics
Figure 7 shows the gate oscillations in a 60-nm-wide and
1-mm-long oxidized nanowire fabricated on a 40-nm-thick
buried oxide substrate. Measurements obtained from five
other oxidized nanowires of the same dimensions exhibited
similar electrical characteristics. In contrast to nanowires
fabricated on 10-nm-thick buried oxide substrates ~see Secs.
III A–III C! there exists only one distinct oscillation period
of 200 mV, instead of the two-period oscillations. We note
that there exist finer peaks superimposed on the main oscil-
lation peaks in a manner similar to Fig. 3. The oscillation
period of 200 mV in Fig. 7 is similar to the larger period
FIG. 7. Conductance oscillations at 4.2 K in an oxidized nanowire fabri-
cated on a 40-nm-thick buried oxide layer. Vds is varied from 15 to 25 mV
in steps of 1 mV. Jan 2001  to 131.111.79.160.  Redistribution subjeobserved in a 60-nm-wide and 1-mm-long oxidized nanowire
fabricated on a 10-nm-thick buried oxide substrate ~Table I!.
IV. STRUCTURAL ANALYSIS OF THE POLYSILICON
FILM
A. Electron spin resonance ESR analysis
ESR analysis13 of our polysilicon samples was per-
formed at 300 K using a Brucker ER 200D spectrometer in
the X wavelength range. As the polysilicon film in our
samples was only 50 nm thick, the absorption spectra were
taken over 50 accumulation sweeps, each with an accumula-
tion time of 100 s. A magnetic field modulation of 5 G was
applied with a gain of 43105.
Figure 8 shows the ESR first derivative of the absorption
spectra obtained for the as-deposited polysilicon film, the
annealed and oxidized film, the oxidized film, and the sub-
strate. The spin density in these films, corresponding to the
defect state density, was obtained by integrating the area
under the absorption spectra and subtracting the integrated
area for the substrate. For the as-deposited film, the spin
density was 1.5831020 cm23 while for the annealed and oxi-
dized film, the spin density was reduced to 6.631019 cm23.
Negligible spin density was detected in the oxidized film.
The Lande factor,14 g52.005760.0005, is the same for
the as-deposited film and the annealed/oxidized film. The
linewidth, DH58 G, is also the same for these films. The g
value for silicon dangling bonds is 2.0049 to 2.0056,15 which
compares well with our measured value, and the linewidth is
;6.1–7.5 G, which is slightly smaller than our measured
value. Due to the large field modulation used in our experi-
ment, the linewidth is expected to broaden. We may con-
clude that silicon dangling bonds cause the signal observed
in the ESR spectra.
We observe that the oxidation process passivates these
dangling bonds effectively. However, when the film is an-
nealed prior to oxidation, there remain a significant amount
of defect states in the film, which are not completely passi-
vated by the oxidation process.ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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TEM was performed using a Philips CM 300 FEG with
an accelerating voltage of 300 kV. Figure 9 shows the dark
field images before and after thermal treatments. A thermally
untreated polysilicon film is shown in Fig. 9~a!. The grains
are irregular in shape and range from 5 to 50 nm in size.
There is disorder structure and dislocations at the grain
boundaries and also to some extent within the grains.
FIG. 8. Electron spin resonance spectra of as-deposited, annealed/oxidized
and oxidized polysilicon films. The spectra for the substrate is shown for
comparison.
FIG. 9. TEM micrographs of ~a! a thermally untreated polysilicon film, ~b!
an annealed film, ~c! an oxidized film, and ~d! an annealed and oxidized
film.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjeIn comparison to the thermally untreated film, the grains
in the annealed polysilicon film are more columnar and uni-
form in size, with a mean diameter of 40 nm @Fig. 9~b!#. The
smaller grains that are observed in the as-deposited polysili-
con film are not apparent in the annealed polysilicon film.
This may be due to the incorporation of smaller grains into
larger grains. The dislocations observed in the as-deposited
film have also disappeared.
An ;60-nm-thick oxide layer is grown on the top sur-
face of the polysilicon films in our oxidation process @Fig.
9~c!#. The thickness of the remaining polysilicon film is ;18
nm ~;32 nm of polysilicon is consumed! and the thickness
of the buried oxide remains at ;10 nm. The grains remain
random in shape and the average grain size is ;18 nm. The
grain boundary is about five atomic spacing in width and
there are stacking faults at the grain boundaries induced by
the oxidation process. There is also evidence of disorder at
the grain boundaries which we associate with the formation
of SiOx .16
Finally, there is greater oxide growth in the annealed/
oxidized film than in the oxidized film. The thermally grown
top oxide is ;83 nm thick and the remaining polysilicon is
;14 nm thick @Fig. 9~d!#. The thickness of the buried oxide
remains at ;10 nm. In this case a slightly greater amount of
polysilicon ~;36 nm! is consumed. The mean lateral grain
size is comparable to that observed in the annealed polysili-
con film but the mean vertical grain size is less than that in
the oxidized polysilicon film. Only disorder structure is ob-
served at the grain boundaries, which we associate with the
formation of SiOx .
C. Raman spectroscopy
The Raman spectroscopy was performed using a Ren-
ishaw Raman System 2000 microscope spectrometer. The
excitation wavelength was 514.5 nm and the measurements
were performed in a backscattering configuration at room
temperature. The beam was collected through a 350 objec-
tive lens with a numerical aperture of 0.8. The beam diam-
eter at focus is ;1 mm on the sample surface. The power
density was ;0.01 W/cm2 to avoid heating effects in the
spectra.
Figure 10 shows the normalized Raman spectra of the
as-deposited polysilicon film, oxidized film, annealed film,
and the annealed/oxidized film. There exist strong peaks for
all four types of films near 520 cm21. These peaks corre-
spond to the transverse optical ~TO! phonon mode of the
crystalline silicon component of the polysilicon film.17 We
note that in the as-deposited polysilicon film spectrum there
exists a weak broad peak in the 490–505 cm21 range which
is absent in the spectra of the other three thermally treated
polysilicon films.
V. DISCUSSION OF RESULTS
A. Grains and grain boundaries
In Table II, for nanowires of the same width we observe
that the annealed nanowires have a higher resistance than
unoxidized nanowires. The ESR spectra of Fig. 8 indicates
that annealing prior to oxidation decreases the passivatingct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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significant amount of defect states remains in the annealed/
oxidized film. It is also known that thermal annealing causes
segregation of dopants to the grain boundaries and Si/SiO2
interfaces.10 Therefore, the concentration of active dopants in
the grains decreases and the electron scattering caused by the
defect states increases. These effects cause an increase in the
resistance of annealed nanowires. We observe that in the
annealed/oxidized nanowires, the oscillation periods are
smaller than in nanowires that were oxidized only. This may
be attributed to a larger, lateral mean grain size in the
annealed/oxidized film as compared to the oxidized film,
which would imply a larger gate capacitance and a smaller
gate oscillation period.
Figure 10 shows that the TO Raman peak of the four
types of films do not coincide. The wave number of the TO
peak corresponding to the as-deposited film ~518 cm21! is
slightly lower than the wave number of the peaks corre-
sponding to the thermally treated polysilicon films ~519–520
cm21!. We can attribute this shift to a lower wave number to
two possibilities: First, there may exist tensile strain in the
as-deposited film and second, the grain size is smaller in the
as-deposited film. The latter case is consistent with our ob-
servation of a relatively larger full width at half maximum
~FWHM! of the TO peak in the as-deposited film.18
The broad peak at 490 cm21 of the as-deposited polysili-
con film can be attributed to the transverse optical phonon
mode of the amorphous silicon component of the polysilicon
film.19,20 After thermal treatment this broad peak disappears.
In the case of argon annealing, the formation of crystalline
silicon grains from the amorphous silicon will reduce the
intensity of this broad peak while oxidation will cause the
formation of SiOx , which will also reduce the intensity. As
amorphous silicon ~found in the grain boundaries! oxidizes
more readily as compared to crystalline silicon we expect the
formation of SiOx to encapsulate the crystalline silicon
grains.
FIG. 10. Raman spectra of as-deposited, annealed, oxidized, and annealed/
oxidized polysilicon films. TO phonon peak position is seen to be shifted to
larger wave numbers after the thermal treatments.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjeThe grain size as estimated from the FWHM of the TO
peaks for the as-deposited film is ;8 nm while the grain size
of the thermally treated polysilicon films is ;10 nm.21 From
the TEM analysis, we observe that the mean grain size of the
oxidized film is less than that of the as-deposited film. We
can explain this discrepancy by attributing it to the larger
amount of dislocation ~which causes phonon scattering! ob-
served in the as-deposited film @Fig. 9~a!# as compared to the
oxidized films @Fig. 9~c!#. The larger the dislocation density
the smaller the phonon correlation length and consequently,
the smaller the spectral broadening.
B. Coulomb charging oscillations
The single-electron charging effects in our side-gated
nanowire devices may be associated with charging islands
formed by the polysilicon grains along the nanowires. These
grains are isolated by the tunnel barriers created by SiOx at
the grain boundaries. However, not all grain boundaries may
be associated with tunnel barriers, e.g., oxidation-induced
stacking faults at grain boundaries @Fig. 9~c!# may not form
good potential barriers. Hence, a charging island may con-
tain more than one grain. We believe that the polysilicon
grains form a one-dimensional chain of islands, creating a
multiple tunnel junction ~MTJ! device. Variation in the size
of the grains implies that smaller peaks associated with
larger grains are superimposed on the dominant peaks of the
single-electron conductance oscillation ~e.g., see Fig. 3!. As
the length of the nanowire decreases from 1.5 to 0.5 mm, the
number of smaller peaks superimposed on each larger peak
decreases from 5–4 for 1.5 mm length to 4–3 for 1 mm
length to 2–1 for 0.5 mm length. This behavior may be as-
sociated with a decreasing number of tunnel junctions along
the nanowires.11
If the length L of an oxidized nanowire is increased, the
gate capacitance Cg tends to decrease, and if the width W of
the nanowire is increased, Cg tends to increase, i.e., Cg
}W/L ~Table I!. We explain this behavior by considering the
effect of the nanowire dimensions on the polysilicon grains
creating the MTJ. High resolution TEM analysis indicates
that while the average grain size is ;20 nm, grains as small
as ;5 nm may also exist in the polysilicon. Hence, the
longer the nanowire, the higher the probability of smaller
grains existing along the nanowire and the smaller the gate
capacitance of the dominant island. The increase of Cg with
W implies that an increase in the lateral area of the charging
island increases the side-gate to island capacitance. There-
fore, the electric field distribution between the side gates and
the charging island must be considered in three dimensions
and the increase in Cg is associated with fringing fields
above and below the plane of the side gates and nanowire.
The total island capacitance may be estimated from the
temperature at which the current oscillations disappear. The
charging energy of the island can be related to the thermal
energy by e2/2Ceq’3kT , where Ceq is the equivalent island
capacitance.12 Both the smaller and larger oscillation periods
disappear at 15 K ~Fig. 5!. This implies that Ceq;2
310217 F.ct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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TEM measurements @Fig. 9~c!# of our polysilicon film
demonstrate that the oxidation rate is anisotropic, and is
greater along the height of the nanowire than along the
width. This may be attributed to a dopant enhanced oxidation
effect.10 Kimura et al.22 and Johanessen et al.23 have re-
ported phosphorus dopant pile-up in thin polysilicon or crys-
talline layers at Si/SiO2 interfaces on top of and under the
silicon layer. The thickness of the pile-up layers reported by
Kimura et al. was ;4 nm, and for a bulk doping concentra-
tion of 531019 cm23, the pile-up region was even more
heavily doped at 231021 cm23. A larger doping concentra-
tion can increase the oxidation rate up to an order of
magnitude.24,25 In our oxidized nanowires, polysilicon is
consumed three times faster along the height of the nanowire
than along the width. In annealed/oxidized polysilicon, addi-
tional dopants segregate at the grain boundaries and at the
interfaces.22 This larger dopant segregation is caused by a
greater number of defect states in the annealed/oxidized
polysilicon, which further increases the pile-up region dop-
ing concentration and the corresponding oxidation rates.
TEM measurements ~Fig. 9! demonstrate that the top oxide
layer thickness in the annealed/oxidized film is greater than
that in the oxidized film by ;23 nm.
D. Model
We can construct a model for the two-period oscilla-
tions. Irvine et al. suggested three explanations for the two-
period gate oscillations: the coupling of multiple islands,
electrostatic screening by defect states, and the existence of
an inversion layer in the silicon substrate. Figure 3~b! dem-
onstrates that although the oscillation period changes as the
gate voltage changes, the line shape remains the same for
both negative and positive gate voltages. In addition, Fig. 5
shows that both periods of oscillation smear-out at 15 K.
This implies that the same set of islands is responsible for the
single-electron charging effects at both negative and positive
gate voltages and the two-period effect is not due to the
coupling of islands. In addition, ESR measurements indicate
that an insignificant amount of defect states remain after oxi-
dation ~Fig. 8!. It is therefore unlikely that the two-period
effect occurs by means of a change in the screening associ-
ated with defect states existing at the grain boundaries or at
the polysilicon/SiO2 interfaces. Instead, we propose the ex-
planation that the island capacitance changes due to the cre-
ation of an inversion layer in the crystalline Si substrate.
Figure 7 shows that in a nanowire fabricated on a 40-nm-
thick buried oxide layer, only a single period is observed in
the conductance oscillations, which is similar to the period
observed at negative gate voltages in a nanowire of the same
dimensions but fabricated on a 10-nm-thick buried oxide
layer ~Table I!. This suggests that the same gate capacitance
exists in both cases. By comparison, in a nanowire fabricated
on 10-nm-thick buried oxide, a positive side gate bias in-
duces an inversion layer in the crystalline silicon at the bur-
ied oxide/substrate interface. This inversion layer lies under
the side gates, and fringing fields can cause the inversion
layer to extend into the gaps between the side gates and theDownloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjenanowire. The potential of this layer is proportional to the
side-gate voltage, and the island to inversion layer capaci-
tance contributes to the total island to gate capacitance, in-
creasing the gating effect on the island and reducing the cor-
responding oscillation period. There is an associated increase
in the transconductance of the device ~Fig. 6!. In nanowires
fabricated on 40-nm-thick buried oxide, the island to inver-
sion layer capacitance is likely to be less significant and the
effective island to gate capacitance is only that associated
with the two side gates.
When a negative side-gate voltage is applied, there is the
possibility of the formation of an accumulation layer in the
crystalline silicon at the buried oxide/substrate interface,
which should contribute to the total gate capacitance in a
manner similar to the inversion layer. However, our devices
have ohmic contacts only to the heavily doped top polysili-
con layer. The lightly doped p-type silicon substrate is con-
nected to a metal ground contact but is unlikely to form an
ohmic contact, especially at low temperature. A Schottky
contact is more likely to be formed which is forward biased
when a positive voltage is applied to the top polysilicon film.
It is then possible to create an electric field across the buried
oxide layer large enough to form an inversion layer at the
buried oxide/substrate interface. If a negative voltage is ap-
plied to the top polysilicon film, the substrate-to-metal
Schottky contact is reverse biased and it is not possible to
create an accumulation layer at the substrate/buried oxide
interface.
The threshold voltage for the creation of an inversion
layer can change depending on any charges trapped near the
silicon/oxide interfaces. We have discussed in Sec. V C the
existence of a donor pile-up region in the polysilicon grains
at the polysilicon/buried oxide interface. If a positive charge
sheet26 associated with this region exists in the grains, then it
will alter the threshold voltage. In our oxidized nanowires,
the transition point from the large period to the small period
oscillation is ;0.5 V but in annealed/oxidized nanowires, the
transition point is at approximately 20.2 V. We explain this
effect in terms of an increase in the dopants that pile-up at
the interface, increasing the positive charge at the interface.
This would lower the threshold voltage from 0.5 to 20.2 V.
The inversion layer model can be used to estimate the
island to gate capacitances for positive and negative gate
voltages. TEM measurements show that the mean island size
in the oxidized polysilicon is ;20 nm. Using a simple par-
allel plate capacitor model and assuming a cubical island, the
island to side-gate capacitance for our device geometry is
Csg50.2 aF. Hence, at negative gate voltages we expect the
island to gate capacitance to be ;0.2 aF, which is similar in
magnitude to the values of Cgl in Table I.
At positive gate voltages, the capacitance between the
island and the inversion layer becomes significant. Again,
using a simple parallel plate capacitor model and a buried
oxide layer thickness of ;10 nm, the island to inversion
layer capacitance is Ci-inv;1.4 aF. The total island to side-
gate capacitance along the path formed by the side-gate, in-
version layer and island is given by the series sum of the gate
to inversion layer capacitance Cg-inv and Ci-inv . However,
the much larger total area of the side gates implies that Cg-invct to AIP copyright, see http://ojps.aip.org/japo/japcpyrts.html.
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the total gate capacitance of the island at positive gate volt-
ages is Csum5Csg1Ci-inv51.6 aF, which is similar in mag-
nitude to the values of Cgh in Table I. Finally, we note that
for the 40-nm-thick buried oxide layer, Ci-inv;0.35 aF. In
this case, the total gate capacitance of the island at positive
gate voltages is Csum;0.55 aF. Hence, we conclude that the
effect of the inversion layer in the substrate is diminished for
a thicker buried oxide layer, and if the inversion layer is
created by fringing fields, then Ci-inv may be even smaller.
VI. CONCLUSION
We have studied in detail the electrical characteristics of
side-gated nanowire devices fabricated in standard CMOS
polysilicon material. We have observed single-electron
charging effects in oxidized and annealed/oxidized nanow-
ires and the dependence of these effects on the physical ge-
ometry of the nanowire and thermal treatment of the material
has been characterized. Nanowires fabricated on 10-nm-thick
buried oxide substrates exhibit two distinct gate oscillation
periods while nanowires fabricated on 40-nm-thick buried
oxide substrates show only one distinct gate oscillation pe-
riod. The two-period gate oscillation is found to be depen-
dent on the length and width of the nanowire. For longer
nanowires, MTJ effects are significant and in wider nanow-
ires, the fringing fields of the side gates decrease the gate
oscillation periods. We explain the two-period gate oscilla-
tions by considering the formation of a charge layer in the
silicon substrate. These measurements demonstrate the sig-
nificance of single-electron charging effects on electron
transport in nanometer-scale CMOS systems.
We have also studied structural changes in thermally
treated polysilicon films using ESR, Raman spectroscopy,
and TEM analysis. We find that oxidation passivates the dan-
gling bonds in the polysilicon film but annealing prior to
oxidation decreases the effectiveness of the passivation.
There exists anisotropic oxidation in the height and width of
the polysilicon nanowires. We attribute this effect to dopant
enhanced oxidation due to the existence of a dopant pile-up
layer at the polysilicon layer/grown SiO2 interface. The mean
polysilicon grain size also decreases after oxidation. Anneal-
ing the polysilicon film increases the mean grain size and
uniformity. In addition, it causes the grains to become more
columnar. The electrical results in polysilicon nanowires are
supported by these structural measurements.Downloaded 08 Jan 2001  to 131.111.79.160.  Redistribution subjeACKNOWLEDGMENTS
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